Find what: poly

Area Direction Match word Look in

C All C Lip C Whole C Left C and

C Self Cur C Down C Part C Bight C Decuments

substantially the same structure, however, the gate insulation film just under the selective gate electrode 18a is formed thicker than the memory transistor area. Further, the selective gate electrode 18a is connected to the second gate electrode 16b of the floating gate electrode 16 which is consecutively formed in pattern without being isolated in the direction of the word line, in a proper position excluding a sectional position in FIG. 4B.

\*

(1) 6) 67 67 63 (3)

Ø

e Q

(1) (1) (1) (1) (1) (1)

B

- (9) In this embodiment, as shown in the section in FIG. 4A, an upper edge corner A of the element isolation insulation film 14 is recessed by isotropic etching, and terminates at a side surface of the first gate electrode 16a of the floating gate electrode 16.
- (10) That is, a position of the surface coming into contact with the floating gate electrode 16 at the corner A is lower than an upper surface of the first gate electrode 16a but higher than an interface with the gate insulation film 15. Further, in an area disposed away from the corner A, the surface position of the element isolation insulation film 14 is higher than that of the first gate electrode 16a.
- (11) Next, a process of manufacturing the NAND type memory array described above, will be specifically explained. FIGS. 5A-5H show the manufacturing process thereof of the section in FIG. 4A.
- (12) As shown in FIG. 5A, a gate insulation film 15 is formed on a silicon substrate 11, and a first gate electrode 16a which will serve as a floating gate electrode is deposited on the gate insulation film 15. Then a silicon nitride layer 31 serving as a stopper mask material when in a CMP process of the element isolation insulation film, is further deposited on the first gate electrode 16a. In this embodiment, the gate insulation film 15 is defined as a tunnel oxide layer formed by thermal oxidation. Furthermore, the gate

electrode 16a is an amorphous silicon layer or a polycrystalline silicon layer.


(13) A resist pattern 32, of which an opening is formed in the element

☑ Details 警 Text 図 Image [整 HTML]

1

© Details 對Text 協 Image 誾 HTML

Full



(12) United States Patent Nakamura et al.

(15) Patent No.1 US 6,222,225 B1 Apr. 24, 2001

(54) SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

(75) herecare Takaya Nakamura, Anagoro Kon Nachi Krésy Ribaha limba, beh of Yer-kama Kandhis Natta, Yekichiti Behdi Arthus, Yakichana Pentaka Arai, Jogo-Ka, ali of (F)

(73) Assignes: Kabushiki Kamba Toebba, Kercanki UZ)

Surject to any distributes, the same of this patient is criticated on editional under \$3 U.S.C. 154(b) by 0 days.

(22) Appl. No.: 09/401,594

2

D

(22) Fabe. Sep. 27, 1919

(20) Foreign Application Princity Data

(21) Int.CL' .... (52) U.S.CL ....

Represes Chad

U.S. BAZENT DOCUMENTS 8.858,803 \* 14566 You at al. .....


\$100,000 \* \$2000 falametr et al. ....... \$100,000 \* 52000 Utaba et al. ......

ched by examines

Frienry Eventuer—Clin Charlest Austrian Eventuer—East Plan (74) Autorum Agust or Fren—Buxer & Whord, Lid.

ABSTRACT

ricard a ni hatherine mili noiselveni rottesivel housele con a crea a starretise rotachencolome bise al hemod con a starke notachoscome hise in senious starte and consistent and accommendation of the state of the second substitution of the state ried by said element includes transfer film on said reministrativo e abbetate, abetato increatore incre e an eministrativo e abbetate, and confessing e pare electrodi depositud firenegà e pare fornitatos film belimo condución salal absultat inclusivo inveltatos film and at upper edig concar of ació shannes inclusion institucion film is adientisati respect some correct of the element backstan insulation film is percent letter the paterning process of the gars describe, throby pre-ming such a diseasor that a part of the gate decrease nametes unstabled to the paterning process of the



U.S. Patent

Apr. 24, 2001

Sheet 7 of 13

US 6,222,225 B1




FIG. 5G




FIG. 5H

(12) United States Patent Nakamura et al.

S S S

**4** |4

↓↑ 〒 ≪ 間 图 > > | 国 図 | つ す の 凸 凸 具 は て

ŭ

Ŋ

۵ G

G 

四四

Øэ

ß

(45) Date of Patent: Apr. 24, 2001

(54) SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF

(75) hventum Tahaya Nakumura, Kunggewa Kenj Natai Ketdoj Birohite Hudas, buth of Yeinbana; Kanalika Natia, Yeikinishi Bulied Aribana, Yakukuna; Funitaka Arri, kego-Ku, ali of (P)

(73) Assignes: Kabushiki Kando Toshiba, Kaweszki (J2)

(\*) Nation Singles to any Andalance, the term of this present is arrivated or exhibited under Ri U.S.C. 15(h) by 0 days.

(22) Appl. No.: 00:402,534

(22) Ribd. Sep. 27, 1989

(20) Foreign Application Petertij Data

(31) be CL ..... (52) U.S. CL ..... H011 29/763 197/318; 257/374; 257/356; 257/356

257,526 (26) Field of Sourci 428,204, 297, 438,454, 425, 227,223, 221, 130, 374, 501, 502, 510, 514, 521, 335, 321

U.S. BATERT DOCUMENTS ABSERTS . 14556 Week at ...

ched by execution


Privacy Employ—Clic Christiani Annion Econius—Bosi Pres: (74) Antonio, Agost or Pros—Butter & Wines, Lis.

ABSTRACT

A semiconfustor davios bas a semiconductor relatiate, an element suitablem institution film embasted in a temple cas do stelle a ni elemente reachineemme hiss ni bemod predime from a surface of said supposeductor substrate and na con mil solutora subcioles sanç e garest socialess success collectes enticles consels tivo et por conse emiconductor substrate, and containing a gain circlode depositud through a gast forelation film bather exciteding said element included involution film and an upper edge contact of said sharpers isolaton implicated him is saider(Iwa); recessed. In the time streament somborneturns device, the report edge corner of the element hadestim institution that is necessed factor the particular process of the game channels, thereby preventing each a cluedon that a part of the gate electrode nuncies mention in the patterning process of the

f Chine, 15 Dresday Sheets

Full



U.S. Patent Apr. 24, 2001 Sheet 13 of 13 US 6,222,225 B1 57 FIG. 9G FIG. 9H FIG. 91

Ele Edit Yew Tools Window Help

Ø

્

Ð,

D B

12

à

Tilly

ß

4

۵

ផ្ទ

B

B

Ы

Ω.

ଜ୍ଞ

ß

of the cell. The voltage on the control gate is capacitively coupled to the floating gate, so a potential difference appears between the floating gate and the source, drain or channel region. This potential difference is used to change the charge on the floating gate.

In order to reduce the potential difference that has to be provided between the control gate and the source, drain or channel region, it is desirable to increase the capacitance between the control and floating gates relative to the capacitance between the floating gate and the source, drain or channel region. More particularly, it is desirable to increase the "gate coupling ratio" GCR defined as CCG/(CCG+CSDC) where CCG is the capacitance between the control and floating gates and CSDC is the capacitance between the floating gate and the source, drain or channel region. One method for increasing this ratio is to form spacers on the floating gate. See U.S. Pat. No. 6,200,856 issued Mar. 13, 2001 to Chen, entitled "Method of Fabricating Self-Aligned Stacked Gate Flash Memory Cell", incorporated herein by reference. In that patent, the memory is fabricated as follows. Silicon substrate 104 (FIG. 1) is oxidized to form a pad oxide  $^{\circ}$ layer 110. Silicon nitride 120 is formed on oxide 110 and patterned to define isolation trenches 130. Oxide 110 and substrate 104 are etched, and the trenches are formed. Dielectric 210 (FIG. 2), for example, borophosphosilicate glass, is deposited over the structure to fill the trenches, and is planarized by chemical mechanical polishing (CMP). The top surface of dielectric 210 becomes even with the top surface of nitride 120. Then nitride 120 is removed (FIG. 3). Oxide 110 is also removed, and gate oxide 310 is thermally grown on substrate 104 between the isolation trenches. Doped polysilicon layer 410.1 (FIG. 4) is deposited over the structure to fill the recessed areas between the isolation regions

layer 410.1 (FIG. 4) is deposited over the structure to fill the recessed areas between the isolation regions 210. Layer 410.1 is polished by chemical mechanical polishing so that the top surface of layer 410.1 becomes even with the top surface of dielectric 210.

- (5) Dielectric 210 is etched to partially expose the "edges" of polysilicon layer 410.1 (FIG. 5). Then doped polysilicon 410.2 (FIG. 6) is deposited and etched anisotropically to form spacers on the edges of polysilicon 410.1. Layers 410.1, 410.2 provide the floating gates.
- (6) As shown in FIG. 7, dielectric 710 (oxide/nitride/oxide) is formed on polysilicon 410.1, 410.2. Doped polysilicon

X) in

U.S. Patent Jun. 1, 2004 Sheet 5 of

US 6,743,675 B2




FIG. 13




FIG. 15

Col 1, L35-55 Col 3 430-40

🔾 Details 🦻 Text 🚨 Image 🚨 HTML 💎 FULL

O Details 🕏 Text 🛂 Image 🖼 HTML

Full